Picture 1 of 1
Picture 1 of 1
Symbolic Analysis and Reduction of VLSI Circuits by Zhanhai Qin (English) Paperb
US $123.68
ApproximatelyPHP 6,919.94
Condition:
Brand New
A new, unread, unused book in perfect condition with no missing or damaged pages.
3 available
Postage:
Free Economy Shipping.
Located in: Fairfield, Ohio, United States
Delivery:
Estimated between Tue, 8 Oct and Tue, 15 Oct to 43230
Returns:
30 days return. Buyer pays for return shipping.
Coverage:
Read item description or contact seller for details. See all detailsSee all details on coverage
(Not eligible for eBay purchase protection programmes)
Shop with confidence
Seller assumes all responsibility for this listing.
eBay item number:395144538825
Item specifics
- Condition
- Brand New: A new, unread, unused book in perfect condition with no missing or damaged pages. See all condition definitionsopens in a new window or tab
- ISBN-13
- 9781441936714
- Book Title
- Symbolic Analysis and Reduction of VLSI Circuits
- ISBN
- 9781441936714
- Subject Area
- Technology & Engineering
- Publication Name
- Symbolic Analysis and Reduction of Vlsi Circuits
- Publisher
- Springer
- Item Length
- 9.3 in
- Subject
- Electronics / Circuits / Vlsi & Ulsi, Electrical
- Publication Year
- 2010
- Type
- Textbook
- Format
- Trade Paperback
- Language
- English
- Item Weight
- 16.7 Oz
- Item Width
- 6.1 in
- Number of Pages
- Xxiv, 284 Pages
About this product
Product Identifiers
Publisher
Springer
ISBN-10
1441936718
ISBN-13
9781441936714
eBay Product ID (ePID)
109163141
Product Key Features
Number of Pages
Xxiv, 284 Pages
Publication Name
Symbolic Analysis and Reduction of Vlsi Circuits
Language
English
Publication Year
2010
Subject
Electronics / Circuits / Vlsi & Ulsi, Electrical
Type
Textbook
Subject Area
Technology & Engineering
Format
Trade Paperback
Dimensions
Item Weight
16.7 Oz
Item Length
9.3 in
Item Width
6.1 in
Additional Product Features
Intended Audience
Scholarly & Professional
Dewey Edition
22
Number of Volumes
1 vol.
Illustrated
Yes
Dewey Decimal
621.39/5
Table Of Content
Fundamentals.- Basics Of Circuit Analysis.- Linear VLSI Circuits.- Model-Order Reduction.- Generalized Y-? Transformation -- Fundamental Theory.- Generalized Y-? Transformation -- Advance Topics.- Y-? Transformation: Application I -- Model Stabilization.- Y-? Transformation: Application II -- Realizable Parasitic Reduction.- Analog VLSI Circuits.- Topological Analysis of Passive Networks.- Exact Symbolic Analysis Using Determinant Decision Diagrams.- S-Expanded Determinant Decision Diagrams for Symbolic Analysis.- DDD Based Approximation for Analog Behavioral Modeling.- Hierarchical Symbolic Analysis and Hierarchical Model Order Reduction.
Synopsis
Symbolic analysis is an intriguing topic in VLSI designs. The analysis methods are crucial for the applications to the parasitic reduction and analog circuit evaluation. However, analyzing circuits symbolically remains a challenging research issue. Therefore, in this book, we survey the recent results as the progress of on-going works rather than as the solution of the field. For parasitic reduction, we approximate a huge amount of electrical parameters into a simplified RLC network. This reduction allows us to handle very large integrated circuits with given memory capacity and CPU time. A symbolic analysis approach reduces the circuit according to the network topology. Thus, the designer can maintain the meaning of the original network and perform the analysis hierarchically. For analog circuit designs, symbolic analysis provides the relation between the tunable parameters and the characteristics of the circuit. The analysis allows us to optimize the circuit behavior. The book is divided into three parts. Part I touches on the basics of circuit analysis in time domain and in s domain. For an s domain expression, the Taylor's expansion with s approaching infinity is equivalent to the time domain solution after the inverse Laplace transform. On the other hand, the Taylor's expansion when s approaches zero derives the moments of the output responses in time domain. Part II focuses on the techniques for parasitic reduction. In Chapter 2, we present the approximation methods to match the first few moments with reduced circuit orders. In Chapter 3, we apply the Y-Delta transformation to reduce the dynamic linear network. The method finds the exact values of the low order coefficients of the numerator and denominator of the transfer function and thus matches part of the moments. In Chapter 4, we handle two major issues of the Y-Delta transformation: common factors in fractional expressions and round-off errors. Chapter 5 explains the stability of the reduced expression, in particular the Ruth-Hurwitz Criterion. We make an effort to describe the proof of the Criterion because the details are omitted in most of the contemporary textbooks. In Chapter 6, we present techniques to synthesize circuits to approximate the reduced expressions after the transformation. In Part III, we discuss symbolic generation of the determinants and cofactors for the application to analog designs. In Chapter 7, we depict the classical topological analysis approach. In Chapter 8, we describe a determinant decision diagram approach that exploits the sparsity of the matrix to accelerate the computation. In Chapter 9, we take only significant terms when we search through determinant decision diagram to approximate the solution. In Chapter 10, we extend the determinant decision diagram to a hierarchical model. The construction of the modules through the hierarchy is similar to the Y-Delta transformation in the sense that a byproduct of common factors appears in the numerator and denominator. Therefore, we describe the method to prune the common factors., The IC industry, including digital and analog circuit design houses, electrical design automation software vendors, library and IP providers face significant challenges in designing nanometer VLSI systems. The design productivity gap between nanometer VLSI technologies and today's design capabilities mainly comes from the exponentially growing complexity of VLSI systems due to relentless pressures for higher integration. The physical effects on the performance and reliability of these systems are becoming more pronounced. So efficient modelling and reduction of both the passive and active circuits is essential for hierarchical and IP-based reuse design paradigms. Symbolic Analysis and Reduction of VLSI Circuits presents the symbolic approach to the modeling and reduction of both the passive parasitic linear networks and active analog circuits. It reviews classic symbolic analysis methods and presents state-of-art developments for interconnect reduction and the behavioral modeling of active analog circuits. The text includes the most updated discoveries such as Y-Delta transformation and DDD-graph symbolic representation, which allow analysis and modeling of much larger circuitry than ever before.
LC Classification Number
TK1-9971
Item description from the seller
Seller feedback (1,032,716)
- g***o (2246)- Feedback left by buyer.Past monthVerified purchaseIt’s about time somebody turned this publication into a book for public access. Smooth transaction with no problems.
- i***2 (143)- Feedback left by buyer.Past monthVerified purchasePerfect transaction!
- u***e (4246)- Feedback left by buyer.Past monthVerified purchaseRapid shipping, accurate desciption, good merchandise.