Picture 1 of 1
SOC Design Methodologies: IFIP TC10 / WG10.5 Eleventh International Conference o
Condition:
7 available
Postage:
Located in: Fairfield, Ohio, United States
Delivery:
Estimated between Fri, 31 May and Tue, 11 Jun to 43230
Returns:
Coverage:
Read item description or contact seller for details. See all detailsSee all details on coverage
(Not eligible for eBay purchase protection programmes)
Shop with confidence
Seller information
- 98.2% positive feedback
Registered as a Business Seller
Seller assumes all responsibility for this listing.
eBay item number:364699149007
Item specifics
- Condition
- Brand New: A new, unread, unused book in perfect condition with no missing or damaged pages. See all condition definitionsopens in a new window or tab
- ISBN-13
- 9781475765304
- Book Title
- SOC Design Methodologies
- ISBN
- 9781475765304
- Publication Name
- SOC Design Methodologies : IFIP TC10 / WG10. 5 Eleventh International Conference on Very Large Scale Integration of Systems-On-Chip (VLSI-SOC'01) December 3-5, 2001, Montpellier, France
- Item Length
- 9.3in
- Publisher
- Springer
- Publication Year
- 2013
- Series
- Ifip Advances in Information and Communication Technology Ser.
- Type
- Textbook
- Format
- Trade Paperback
- Language
- English
- Item Height
- 0.4in
- Item Width
- 6.1in
- Item Weight
- 26.6 Oz
- Number of Pages
- Xx, 480 Pages
About this product
Product Information
The 11 th IFIP International Conference on Very Large Scale Integration, in Montpellier, France, December 3-5,2001, was a great success. The main focus was about IP Cores, Circuits and System Designs & Applications as well as SOC Design Methods and CAD. This book contains the best papers (39 among 70) that have been presented during the conference. Those papers deal with all aspects of importance for the design of the current and future integrated systems. System on Chip (SOC) design is today a big challenge for designers, as a SOC may contain very different blocks, such as microcontrollers, DSPs, memories including embedded DRAM, analog, FPGA, RF front-ends for wireless communications and integrated sensors. The complete design of such chips, in very deep submicron technologies down to 0.13 mm, with several hundreds of millions of transistors, supplied at less than 1 Volt, is a very challenging task if design, verification, debug and industrial test are considered. The microelectronic revolution is fascinating; 55 years ago, in late 1947, the transistor was invented, and everybody knows that it was by William Shockley, John Bardeen and Walter H. Brattein, Bell Telephone Laboratories, which received the Nobel Prize in Physics in 1956. Probably, everybody thinks that it was recognized immediately as a major invention.
Product Identifiers
Publisher
Springer
ISBN-10
1475765304
ISBN-13
9781475765304
eBay Product ID (ePID)
175884534
Product Key Features
Publication Name
SOC Design Methodologies : IFIP TC10 / WG10. 5 Eleventh International Conference on Very Large Scale Integration of Systems-On-Chip (VLSI-SOC'01) December 3-5, 2001, Montpellier, France
Format
Trade Paperback
Language
English
Publication Year
2013
Series
Ifip Advances in Information and Communication Technology Ser.
Type
Textbook
Number of Pages
Xx, 480 Pages
Dimensions
Item Length
9.3in
Item Height
0.4in
Item Width
6.1in
Item Weight
26.6 Oz
Additional Product Features
Series Volume Number
90
Number of Volumes
1 Vol.
Lc Classification Number
Tk7800-8360
Table of Content
Architecture for Signal & Image Processing.- Two ASIC for Low and Middle Levels of Real Time Image Processing.- 64 × 64 Pixels General Purpose Digital Vision Chip.- A Vision System on Chip for Industrial Control.- Fast Recursive Implementation of the Gaussian Filter.- Dynamically Re-configurable Architectures.- A Dynamically Reconfigurable Architecture for Low-Power Multimedia Terminals.- Dynamically Reconfigurable Architectures for Digital Signal Processing Applications.- Reconfigurable Architecture Using High Speed FPGA.- CAD Tools.- Design Technology for Systems-on-Chip.- Distributed Collaborative Design over Cave2 Framework.- High Performance Java Hardware Engine and Software Kernel for Embedded Systems.- An Object-Oriented Methodology for Modeling the Precise Behavior of Processor Architectures.- Interconnect Capacitance Modelling in a VDSM CMOS Technology.- IP Design & Reuse.- Abstract Communication Model and Automatic Interface generation for IP integration in Hardware/Software Co-design.- An Evolutionary Approach for Pareto-optimal Configurations in SOC Platforms.- Design of a Branch-Based Carry-Select Adder IP Portable in 0.25 ?m Bulk and Silicon-On-Insulator CMOS Technologies.- High Level Design Methodologies.- A Standardized Co-simulation Backbone.- Automatic Code-Transformation and Architecture Refinement for Application-Specific Multiprocessor SoCs with Shared Memory.- Power Issues.- Modeling Power Dynamics for an Embedded DSP Processor Core. An Empirical Model.- Power Consumption Model for the DSP OAK Processor.- Design for Specific Constraints.- Integration of Robustness in the Design of a Cell.- Impact of Technology Spreading on MEMS design Robustness.- Architectures.- A New Efficient VLSI Architecture for Full Search Block Matching Motion Estimation.-Design Considerations of a Low-Complexity, Low-Power Integer Turbo Decoder.- Low Power, Low Voltage.- Low-Voltage Embedded-RAM Technology: Present and Future.- Low-Voltage 0,25 ?m CMOS Improved Power Adaptive Issue Queue for Embedded Microprocessors.- Gate Sizing for Low Power Design.- Timing Issues.- Modeling and Design of Asynchronous Priority Arbiters for On-Chip Communication Systems.- Feasible Delay Bound Definition.- Advance in Mixed Signal.- CMOS Mixed-signal Circuits Design on a Digital Array Using Minimum Transistors.- A VHDL-AMS Case Study: The Incremental Design of an Efficient 3rd Generation MOS Model of a Deep Sub Micron Transistor.- Verification & Validation.- Speeding Up Verification of RTL Designs by Computing One-to-one Abstractions with Reduced Signal Widths.- Functional Test Generation using Constraint Logic Programming.- Test.- An Industrial Approach to Core-Based System Chip Testing.- Power-Constrained Test Scheduling for SoCs Under a "no session" Scheme.- Random Adjacent Sequences: An Efficient Solution for Logic BIST.- On-chip Generator of a Saw-Tooth Test Stimulus for ADC BIST.- Built-in Test of Analog Non-Linear Circuits in a SOC Environment.- Sensors.- Design of a Fast CMOS APS Imager for High Speed Laser Detections.- Noise optimisation of a piezoresistive CMOS MEMS for magnetic field sensing.- Authors Index.- Keywords Index.
Copyright Date
2002
Topic
Computer Science, Electronics / Circuits / Vlsi & Ulsi, Electronics / Circuits / General, Electronics / General
Intended Audience
Scholarly & Professional
Illustrated
Yes
Genre
Computers, Technology & Engineering
Item description from the seller
Seller assumes all responsibility for this listing.
eBay item number:364699149007
Postage and handling
Item location:
Fairfield, Ohio, United States
Post to:
Afghanistan, Albania, Algeria, Andorra, Angola, Anguilla, Antigua and Barbuda, Argentina, Armenia, Aruba, Australia, Austria, Azerbaijan Republic, Bahamas, Bahrain, Bangladesh, Belgium, Belize, Benin, Bermuda, Bhutan, Bolivia, Bosnia and Herzegovina, Botswana, Brazil, British Virgin Islands, Brunei Darussalam, Bulgaria, Burkina Faso, Burundi, Cambodia, Cameroon, Canada, Cape Verde Islands, Cayman Islands, Central African Republic, Chad, Chile, China, Colombia, Comoros, Cook Islands, Costa Rica, Cyprus, Czech Republic, Côte d'Ivoire (Ivory Coast), Democratic Republic of the Congo, Denmark, Djibouti, Dominica, Dominican Republic, Ecuador, Egypt, El Salvador, Equatorial Guinea, Eritrea, Estonia, Ethiopia, Falkland Islands (Islas Malvinas), Fiji, Finland, France, Gabon Republic, Gambia, Georgia, Germany, Ghana, Gibraltar, Greece, Greenland, Grenada, Guatemala, Guernsey, Guinea, Guinea-Bissau, Guyana, Haiti, Honduras, Hong Kong, Hungary, Iceland, India, Indonesia, Iraq, Ireland, Israel, Italy, Jamaica, Japan, Jersey, Jordan, Kazakhstan, Kenya, Kiribati, Kuwait, Kyrgyzstan, Laos, Latvia, Lebanon, Lesotho, Liberia, Liechtenstein, Lithuania, Luxembourg, Macau, Macedonia, Madagascar, Malawi, Malaysia, Maldives, Mali, Malta, Mauritania, Mauritius, Mayotte, Mexico, Moldova, Monaco, Mongolia, Montenegro, Montserrat, Morocco, Mozambique, Namibia, Nauru, Nepal, Netherlands, Netherlands Antilles, New Zealand, Nicaragua, Niger, Nigeria, Niue, Norway, Oman, Pakistan, Paraguay, Peru, Philippines, Poland, Portugal, Qatar, Republic of Croatia, Republic of the Congo, Romania, Rwanda, Saint Helena, Saint Kitts-Nevis, Saint Lucia, Saint Pierre and Miquelon, Saint Vincent and the Grenadines, San Marino, Saudi Arabia, Senegal, Serbia, Seychelles, Sierra Leone, Singapore, Slovakia, Slovenia, Solomon Islands, Somalia, South Africa, South Korea, Spain, Sri Lanka, Suriname, Svalbard and Jan Mayen, Swaziland, Sweden, Switzerland, Taiwan, Tajikistan, Tanzania, Thailand, Togo, Tonga, Trinidad and Tobago, Tunisia, Turkey, Turkmenistan, Turks and Caicos Islands, Tuvalu, Uganda, United Arab Emirates, United Kingdom, Uruguay, Uzbekistan, Vanuatu, Vatican City State, Vietnam, Wallis and Futuna, Western Sahara, Worldwide, Yemen, Zambia, Zimbabwe
Excludes:
APO/FPO, Alaska/Hawaii, Barbados, Belarus, French Guiana, French Polynesia, Guadeloupe, Libya, Martinique, New Caledonia, Panama, Papua New Guinea, Reunion, Russian Federation, US Protectorates, Ukraine, Venezuela, Western Samoa
| Postage and handling | Each additional item | To | Service | Delivery*See Delivery notes |
|---|---|---|---|---|
| Free postage | Free | United States | Economy Shipping | Estimated between Fri, 31 May and Tue, 11 Jun to 43230 |
| Handling time |
|---|
| Will usually post within 10 business days of receiving cleared payment. |
| Taxes |
|---|
| Taxes may be applicable at checkout. Learn moreLearn more about paying tax on eBay purchases. |
Sales Tax for an item #364699149007
Sales Tax for an item #364699149007
Seller collects sales tax for items shipped to the following states:
| State | Sales Tax Rate |
|---|
Return policy
| After receiving the item, contact seller within | Refund will be given as |
|---|---|
| 30 days | Money Back |
The buyer is responsible for return postage costs.
Seller feedback (1,022,941)
s***o (3126)- Feedback left by buyer.
Past month
Verified purchase
Smooth transaction! Excellent communication! Highly recommend!
a***m (2527)- Feedback left by buyer.
Past month
Verified purchase
Happy with order.
d***o (1768)- Feedback left by buyer.
Past month
Verified purchase
Great seller